#3

INFORMATION DISCLOSURE CITATION IN AN APPLICATION

(Use several sheets (fnecessary)

_			•
Docket	Number (Opti M4065:	anal) .	_
	114005	019	ា
	M4U65:	017/	,,,
	**		

pplication Number 04 / Set Yet Assigned

Applicant(s)

Wendell P. Noble, Jr., et al.

Ming Date
Concurrently Herewith

Group Art Unit

Unit N/A

U.S.	PATENT	DOCUMENTS
------	--------	-----------

EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	PIEMERAL IN
KR	,	5,173,754	12/1992	M. Manning			
		5,214,295	05/1993	M. Manning			•
	!	5,286,663	02/1994	M. Manning			
		5,486,717	01/1996	Kokubo et al.			
		5,497,011	03/1996	T. Terashima			
		5,535,156	07/1996	Levy et al.			
		5,581,104	12/1996	Lowrey et al.	·		
		5,594,683	01/1997	Chen et al.			
		5,624,863	04/1997	Helm et al.			
		5,650.350	07/1997	Dennison et al.			
KR		5,705,843	01/1998	M. C. Roberts			

FOREIGN PATENT DOCUMENTS

T					~	SUBCLASS	Translation	
	REP	DOCUMENT NUMBER	DATE	COUNTRY	CIASS	SUBCLASS	YES	Ю
····			•	•				
					·			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

R. C. Fang, LATCHUP MODEL FOR THE PARASITIC P-N-P-N PATH IN BULK CMOS, IEEE Transactions on Electron Devices, Vol. Ed. 31, No. 1, January 1984,

R. R. Troutman et al, TRANSIENT ANALYSIS OF LATCHUP IN BULK CMOS, IEEE Transactions on Electron Devices, Vol. Ed. 30, No. 2, February 1993

KK

EXAMINER
Not Yet Assigned

DATE CONSIDERED

2 26 03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION

(Use several sheets (f necessary)

				ı
Docket	Num	ber	(Optional)	

Application Number

Not Yet Assigned 09

MADES .019/D	019		
(pplicate (a)			
Wandall' P	Noble.	Jr	et

Filing Date Concurrently Herewith Group Art Unit N/A

***	-	-	20	an n	CONTROL
US	ra	ILENI	יטע	LUN	MENTS .

				U.S. PATENT DOCUMENTS				
*EXAMINER INITIAL	REP	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING I	
KR		5,710,741	01/1998	L. McLaury				
·				·				
		•		_				
					·			
			1					
:								
•				•				
	<u> </u>			FOREIGN PATENT DOCUMENTS				
	REF	DOCUMENT NUMBER	DATE	COUNTRY	, CIASS	SUBCLASS	Trans	ation NO
				<u> </u>	1			
	 		+		-	+	-	
			<u> </u>				 	
	ı		•	1	1	I	1	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

D. L. Hetherington ET AL, AN INTEGRATED GaAs N-P-N-P THYRISTOR/JFET MEMORY CELL EXHIBITING NONDESTRUCTIVE READ, IEEE Electron Device Letters, Vol. 13, No. 9, September 1992

> S. V. Vandebroek et al, HIGH-GAIN LATERAL BIPOLAR ACTION IN A MOSFET STRUCTURE, IEEE Transactions on Electron Devices, Vol. 38, No. 11, November 1991

EXAMINER

Not Yet Assigned

DATE CONSIDERED

126

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

					Docket Number		Application Nu	mber	
٤					M4065.019/P019		Not Yet	Assign	d
INFOR	INFORMATION DISCLOSURE CITATION IN AN APPLICATION			'ATION	Applicant(a)		091	7501	77
•					Wendell P. Noble, Jr., et al				
				Filing Date		Group Art Unit			
					Concurrently Herewith		Not Assi	gned	
				U.S. PA	TENT DOCUMENTS				
*EXAMINER INITIAL	REF	DOCUMENT NO.	DATE		NAME	CIASS	SUBCLASS	FILING IF APPRO	
	No C	Citations to Un	ited States P	atent Doc	uments				
							·	•	
				FOREIGN	PATENT DOCUMENTS				
	REF	DOCUMENT	. DATE		NAME	CLASS	SUBCLASS	Transla YES	tions NO
	No. C	Citations to Fo	raign Datent	Dogumen	te L		!		1
	NOC	liations to Fo	reigh Patent	Documen	<u>s</u>				i
		0,777	D DOOTH (F	NTC (7 1	Line Andrew Tiele Date Provincest Pages	E+c \	l	<u> </u>	L
110					uding Author, Title, Date, Pertinent Pages,		NA CM	26	
KK					LING OF LATERAL BIPOLAR DEV		N A CMI	<i>J</i> 3,	
		IEEE BCTM							
					-P-N TRANSISTORS, Proceedings of				
	I.T. HO et al, SINGLE THYRISTOR STATIC MEMORY AND ITS FABRICATION, Vol. 23, No.3, 1980								
		B.L. Gregory et al, LATCHUP IN CMOS INTEGRATED CIRCUITS, Sandia Laboratories, p.12-18							
		S. M. Sze, PHYSICS OF SEMICONDUCTOR DEVICES, Second Edition, A Wiley Interscience Pub.							
		S.D. Malaviya, SINGLE-DEVICE DC STABLE MEMORY CELL, IBM Technical Disclosure Bulletin,							
N'P	 	Vol. 20, No.	<u> </u>						

۸ ا	^
EXAMINER	DATE CONSIDERED 0 0
Not Yet Assigned	NOA 2 (06/03
EXAMINER: Initial if citation considered	whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and
not considered. Include copy of this form	with next communication to applicant.